Xilinx Vivado 20202 Fixed //top\\ Page

The EDIF parser in 2020.1 was case-sensitive incorrectly. 2020.2 fixes this.

A common issue involves the Generate Block Design process getting stuck at 99% during HLS analysis. Workarounds typically involve clearing the IP cache or resetting output products. xilinx vivado 20202 fixed